


1 Aprile 2009

Esercizi per computer  
02/07/2007

$t_p$   
 $\int \tau$




$Y = \overline{\overline{A}B} + A = \overline{A}B \cdot \overline{A} = \overline{A \cdot B} = \overline{A \cdot B}$

AB	Y
00	0
01	1
10	0
11	0

$\Rightarrow 3t_p = 3 \cdot 50 \text{ ns}$

AB	Y
00	1
01	0
10	0
11	0



$P_{D1} = 0$

$P_{D2} = f \cdot V_{DD}^2 \cdot C_L = 1 \cdot 10^6 \cdot 5V \cdot (C_5 + C_{in}) =$

$P_{D3} = f \cdot V_{DD}^2 \cdot C_C = (C_1 + C_{in}) \cdot V_{DD}^2 \cdot f$

$P_{D4} = 0$

$P_{D5} = f \cdot V_{DD}^2 \cdot (C_2)$

7/11/2008

①  $s_1, s_2, s_3, s_4$

$Y$  (Attivo alto)

$t = 30s$

2 sensori ottivi

È attivo alto ~~lineare~~

<del><math>s_1</math></del>	$s_1$	$s_2$	$s_3$	$s_4$	$Y$
<del>0</del>	0	0	0	0	0
<del>0</del>	0	0	0	1	0
<del>0</del>	0	0	1	0	0
<del>0</del>	0	0	1	1	1
<del>0</del>	0	1	0	0	0
<del>0</del>	0	1	0	1	1
<del>0</del>	0	1	1	0	1
<del>0</del>	0	1	1	1	1
<del>1</del>	1	0	0	0	0
<del>1</del>	1	0	0	1	1
<del>1</del>	1	0	1	0	1
<del>1</del>	1	0	1	1	1
<del>1</del>	1	1	0	0	1
<del>1</del>	1	1	0	1	1
<del>1</del>	1	1	1	0	1
<del>1</del>	1	1	1	1	1

$s_1 s_2$	00	01	10	11
00	0	0	1	0
01	0	1	1	1
11	1	1	1	1
10	0	1	1	1

$$Y = \bar{s}_1 \bar{s}_2 + \bar{s}_3 \bar{s}_4 + \bar{s}_2 s_4 + \bar{s}_1 s_4 + \bar{s}_1 s_3 + \bar{s}_2 s_3$$

$$= \bar{s}_1 (\bar{s}_2 + \bar{s}_3) + \bar{s}_2 (s_3 + s_4) + \bar{s}_3 (\bar{s}_1 + s_4) + s_4 (\bar{s}_1 + \bar{s}_2)$$

$$= \bar{s}_1 (\bar{s}_2 + \bar{s}_3) + \bar{s}_2 (s_3 + s_4) + s_4 (\bar{s}_1 + \bar{s}_2)$$

$$+ S_1 S_4 + S_2 S_3)$$

$$\overline{A+B} = \overline{A \cdot B}$$


$$= \overline{\overline{E} (S_1 S_2 + S_1 S_3 + S_2 S_4 + S_3 S_4)}$$

$$= \overline{\overline{E} + (S_1 S_2 + S_1 S_3 + S_2 S_4 + S_3 S_4)}$$

$$= \overline{\overline{E} + (\overline{S_1 S_2} + \overline{S_1 S_3} + \overline{S_2 S_4} + \overline{S_3 S_4})}$$

$$= \overline{\overline{E} + (\overline{S_1 + S_2}) + (\overline{S_3 + S_4}) + (\overline{S_2 + S_4}) + (\overline{S_1 + S_3}) + (\overline{S_2 + S_3})}$$


$$= \overline{\overline{E} + (\overline{S_1 + S_2}) + (\overline{S_3 + S_4}) + (\overline{S_2 + S_4}) + (\overline{S_1 + S_3}) + (\overline{S_2 + S_3})}$$



~~Y~~

SIREAL

2) NOR a 3 ingressi



$V_{OH,typ} = 3,6V$   
 $V_{OL,typ} = 0,2V$

APR 000

A+B+C




CMOS

$$V_{O_{H,TP}} = V_{DD}$$
$$V_{O_{L,TP}} = 0V$$



PSEUDO NMOS




~~XXXXXXXX~~

A + B + C


$V_{DD}$

CMOS



$V_{OH(TYP)} = V_{DD}$   
 $V_{OL(TYP)} = 0V$

PSEUDO N CMOS



*[Handwritten signature]*

③ Flip flop ~~code~~ coding exercise

D	clk	clk	Y
0	↑	1	0
1	↑	1	1
x	x	0	0



$I_2$ :

AB	00	01	11	10
CD	00	x	1	0
01	x	1	0	x
11	0	1	0	0
10	0	0	0	0

$I_2 = \bar{A}\bar{C} + A\bar{B}D$

④

AB	C	D	$I_1$	$I_2$	$I_3$	$I_4$
00	0	0	x	x	x	x
00	0	1	x	x	x	x
00	1	0	1	0	0	0
00	1	1	1	0	0	0
01	0	0	0	1	0	0
01	0	1	0	1	0	0
01	1	0	1	0	0	0
01	1	1	0	1	0	0
10	0	0	x	x	x	x
10	0	1	x	x	x	x
10	1	0	0	0	0	1
10	1	1	0	0	0	1
11	0	0	0	0	1	0
11	0	1	0	0	1	0
11	1	1	0	0	1	0

$I_3$ :

AB	00	01	11	10
CD	00	x	0	1
01	x	0	1	x
11	0	0	1	0
10	0	0	0	0

~~$I_3 = AC + ABD$~~

$I_4$

AB	00	01	11	10
CD	00	x	0	0
01	x	0	0	x
11	0	0	0	1
10	0	0	0	0

$I_4 = AB + ACD$

~~$I_1 = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}BCD + A\bar{B}C\bar{D} = \bar{A}\bar{B}C + A\bar{B}C\bar{D}$~~

$I_1$


AB	00	01	11	10
CD	00	x	0	0
01	x	0	0	x
11	1	0	0	0
10	0	0	0	0

$I_1 = \bar{A}\bar{B} + \bar{A}\bar{C}\bar{D}$

18/04/2008

(+) ogni 900 secondi



circuito che conte numero di ingressi



~~(2)  $Y = \bar{A}\bar{B}\bar{C} + A\bar{C}\bar{D} + A\bar{B}\bar{D}$~~

(4)  $A = Q_3 Q_2 Q_1 Q_0$

$B = b_3 b_2 b_1 b_0$






$$(2) Y = \overline{A} \overline{B} \overline{C} + A C \overline{D} + A \overline{B} \overline{D}$$

AB \ CD	00	01	11	10
00	1			1
01	1			
11				
10			1	1

$\overline{B} \overline{C} \overline{D}$


Fazemos circuito

Três 1s  $\rightarrow$  0  $\quad$  \* B=0 C=0 D=0





Quarta 0/1


Três 0 e 1



È stato eliminato perché d'ora  
 avanti alle porte in più che  
 ho nelle transist.  $0 \rightarrow 1$  e  $1 \rightarrow 0$   
 solo sempre 1.


2AB con ciclo:





16/02/2006

(3)




$$\overline{Z} = (\overline{A+B}) \cdot A = \overline{A} \cdot \overline{B} \cdot A = 0 + \overline{B} \cdot A = \overline{B} \cdot A = \overline{A \cdot B}$$

A	B	$Y = \overline{(\overline{A+B}) \cdot A} = \overline{\overline{A+B}} \cdot \overline{A} = A+B \cdot \overline{A} = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

Transizione 0 → 1

NOR

A = B



→ 3tp = 150 ns


05/09/2005

① A<sub>1</sub>, A<sub>0</sub>, B<sub>1</sub>, B<sub>0</sub>  
CLK e write 0


~~00~~  
01  
10

~~A<sub>1</sub> A<sub>0</sub> B<sub>1</sub> B<sub>0</sub>~~



simmetrico




~~Y<sub>0</sub>~~  
~~Y<sub>1</sub>~~




CLK con duty cycle di 50%




Silenzioso di fronte:





fronte di salita:



fronte di discesa






30/06/2004

②  $A = a_3 a_2 a_1 a_0$

$B = b_3 b_2 b_1 b_0$


$c_1 c_0$

Usiamo un multiplexer



$I_0 = \bar{c}_1$  se non c'è overflow nella somma  
se c'è overflow

→ una sommatoria



$I_1$  se bit entrambe le parole hanno numero pari di 1


insieme XOR

EXOR

EX NOR


00 0  
01 1  
10 1  
11 0

00 1  
01 0  
10 0  
11 1



$I_2 = \text{distinzione} > 3$  (contano ~~solo~~ tutti i bit)

<del>0000</del>	<del>0000</del>	<del>0000</del>
<del>0001</del>	<del>0001</del>	<del>0001</del>
<del>0010</del>	<del>0010</del>	<del>0010</del>
<del>0011</del>	<del>0011</del>	<del>0011</del>
<del>0100</del>	<del>0100</del>	<del>0100</del>
<del>0101</del>	<del>0101</del>	<del>0101</del>
<del>0110</del>	<del>0110</del>	<del>0110</del>
<del>0111</del>	<del>0111</del>	<del>0111</del>
<del>1000</del>	<del>1000</del>	<del>1000</del>
<del>1001</del>	<del>1001</del>	<del>1001</del>
<del>1010</del>	<del>1010</del>	<del>1010</del>
<del>1011</del>	<del>1011</del>	<del>1011</del>
<del>1100</del>	<del>1100</del>	<del>1100</del>
<del>1101</del>	<del>1101</del>	<del>1101</del>
<del>1110</del>	<del>1110</del>	<del>1110</del>
<del>1111</del>	<del>1111</del>	<del>1111</del>



$I_3 =$





④  $V_{OH\text{typ}}$  è la tensione di uscita che tipicamente viene riconosciuta in uscita come livello alto

CMOS  $V_{OH\text{typ}} = V_{DD}$

TTL  $V_{OH\text{typ}} = 3,6V$

•  $V_{OH\text{min}}$

Minimo valore di tensione ~~necessario~~ che è possibile riconoscere come livello alto in uscita

CMOS:  $V_{OH\text{min}} = V_{DD}/2$

TTL:  $V_{OH\text{min}} = 2,4V$

• CMOS:

$NM_L = 50\% \cdot V_{DD}$

TTL

$NM_L = 0,4V$

• ~~CMOS~~ TTL

$F.O.H = \frac{400\mu A}{40\mu A} = 10$

~~TTL~~ CMOS



FO è molto elevato ma si prende 50

• Tempo di predisposizione: tempo in cui l'uscita deve rimanere in uno stato prima di essere realmente equivocono

Tempo per cui l'ingresso deve rimanere costante prima della transizione affinché non ci siano problemi

Numero di stati :  
 numero di stati massimo esposti dal contatore.

Se un contatore è MOD 16 vuol dire che può contare 16 stati.



Fino a questa configurazione  
 qualora tutti e 3 gli  
 ingressi fossero  
 a livello logico basso  
 verrebbero attivati i 3  
 PMOS della FUM e  
 disattivati gli NMOS della  
 FDN e quindi  
 al sull'uscita ci  
 sarebbe VDD  
 e invece almeno un  
 ingresso è ad 1  
 $Y=0$

Il PMOS è sempre  
 attivo.

Se uno solo degli  
 NMOS è attivo  
 (e almeno un  
 ingresso è 1)

→ uscita vale 0  
 perché corrente  
 fluisce attraverso

Qui c'è dissipazione  
 di potenza statica  
 se  $Y=0$




in 3-stati  
 se Vole 0 dove  
 il circuito è  
 in stato di alta impedenza

TTL


$$Y = BC + ADE + \bar{A}C$$

Chiamando  $Z = \bar{A}C$


$\Rightarrow$



15/09/2006



① ingressi L e R write



OK

② Fatto direttamente sul foglio

③

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1

Y = almeno 2 input non adiacenti sono 1

E	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Y
0	x	x	x	x	0
1	0	0	0	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	0	1	0
1	0	1	1	0	0
1	1	0	0	0	1
1	1	0	0	1	0
1	1	1	0	0	1
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0

A <sub>3</sub> A <sub>2</sub>	00	01	11	10
A <sub>1</sub> A <sub>0</sub>	00	00	00	00
01	00	10	00	00
11	00	00	00	00
10	00	00	00	10

$$Y = \bar{E}A_3A_2A_1A_0 + \bar{E}A_3A_2\bar{A}_1A_0 + \bar{E}A_3A_2A_1\bar{A}_0 + \bar{E}A_3A_2\bar{A}_1\bar{A}_0 + \bar{E}A_3\bar{A}_2A_1A_0 + \bar{E}A_3\bar{A}_2\bar{A}_1A_0 + \bar{E}A_3\bar{A}_2A_1\bar{A}_0 + \bar{E}A_3\bar{A}_2\bar{A}_1\bar{A}_0$$

~~Y = \bar{E}A\_3A\_2A\_1A\_0 + \bar{E}A\_3A\_2\bar{A}\_1A\_0 + \bar{E}A\_3A\_2A\_1\bar{A}\_0 + \bar{E}A\_3A\_2\bar{A}\_1\bar{A}\_0 + \bar{E}A\_3\bar{A}\_2A\_1A\_0 + \bar{E}A\_3\bar{A}\_2\bar{A}\_1A\_0 + \bar{E}A\_3\bar{A}\_2A\_1\bar{A}\_0 + \bar{E}A\_3\bar{A}\_2\bar{A}\_1\bar{A}\_0~~

$$Y = \bar{E} + A_3 + A_2 + A_1 + A_0 + \bar{E} + \bar{A}_3 + A_2 + A_1 + A_0 + \bar{E} + \bar{A}_3 + \bar{A}_2 + \bar{A}_1 + \bar{A}_0$$

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

A <sub>3</sub> A <sub>2</sub>	00	01	11	10
A <sub>1</sub> A <sub>0</sub>	00	00	00	00
01	00	10	00	00
11	00	00	00	00
10	00	00	00	10

$$Y = (\bar{A}_3 + \bar{A}_2) \cdot (\bar{A}_1 + \bar{A}_0) \cdot (\bar{A}_3 + \bar{A}_2) \cdot (\bar{A}_2 + \bar{A}_1) =$$


$$= (\bar{A}_3 + \bar{A}_2) \cdot (\bar{A}_1 + \bar{A}_0) \cdot (\bar{A}_3 + \bar{A}_2) \cdot (\bar{A}_2 + \bar{A}_1) =$$

$$= (\bar{A}_3 + \bar{A}_2) + (\bar{A}_1 + \bar{A}_0) + (\bar{A}_3 + \bar{A}_2) + (\bar{A}_2 + \bar{A}_1)$$


solu' mo'.

④ 
$$Y = \overline{A} \overline{D} + \overline{B} \overline{C} \overline{E} = \overline{A \overline{D}} + \overline{B \overline{C} \overline{E}} = \overline{A \overline{D}} \cdot \overline{B \overline{C} \overline{E}} =$$

$$= \overline{(A \overline{D}) \cdot (B \overline{C} \overline{E})}$$




### PSEUDO-NMOS



TTL

$$Y = \overline{AC + BD}$$



$V_{OL\ TYP}$  è la tensione tipica di output riconosciuta come livello basso

CMOS ed NMOS:

$$V_{OL\ TYP} = \text{0V}$$

TTL

$$V_{OL\ TYP} = 0,2V$$

$V_{OL\ MAX}$  = massimo valore di tensione per cui l'uscita venga riconosciuta come livello basso

CMOS e NMOS:

$$V_{OL\ MAX} = \frac{V_{DD}}{2}$$

TTL

~~$V_{OLmax} = 0.4V$~~

$V_{OLmax} = 0.4V$

$V_{OH}$

$V_{IH}$   
 $V_{IL}$

$V_{OL}$

$I_{OLmax}$  corrente <sup>massima</sup> in uscita corrispondente a livello basso


~~CMOS e NMOS~~

~~$I_{OLmax}$  è dell'ordine dei pF  $\Rightarrow$   $N_{TTL}$  è molto grande e viene limitato a 00~~

TTL

$I_{OLmax} = 16mA$

NOT CMOS:



Per avere inverter più veloce  $\Rightarrow$  lo peccio più grande




21/07/2008

$$\textcircled{3} Y = \overline{B} + \overline{A}C + \overline{D}E\overline{F} = \overline{B} + \overline{A}C + \overline{D}E\overline{F} =$$

$$= \overline{\overline{B} \cdot \overline{\overline{A}C} \cdot \overline{\overline{D}E\overline{F}}} = \overline{B \cdot (AC) \cdot (D+E+F)}$$

(KLOS):



~~Il caso peggiore per la i transistor in serie  
 di i rami in parallelo è quello che contiene  
 più transistor, mentre per i rami in serie  
 sono il ramo del ramo considerare  
 uno dei casi  
 peggiore~~

De H e L:  $B=1, C=1, F=1, A=D=E=0$

De L e H:  $D=E=F=0, A=B=C=1$

⇒ Percorsi di caso peggiore sono:

De Ho L: quelli che hanno

- uno tra A e C e 1
- uno tra D, E ed F e 1
- B = 1


De Lo H: quello che ha

D, E e F e 0


Il motivo è che ogni transistor ha come  
bisogno di considerare il percorso più lungo  
da percorrere per la carica. Per ogni  
ogni transistor è un carico resistivo

CONTATORE ASINCRONO:

MOD 8






CONTATORE SINCRONO MOD 8




11/02/08

①






oppure (i medio)



e poi per essere led netto

512 256 128 64 32 16 8 4 2 1  
 2 2 2 2 2 2 2 2 2 2




200 : 1 H 6 F E D C B A  
 0 0 1 1 0 0 0 0

⇒ ~~200~~  
 A  
 B  
 C  
 D  
 E  
 F  
 G  
 H


11/04/2003

- ③  $C_1 = 20\text{pF}$
- $C_2 = 20\text{pF}$
- $C_3 = 10\text{pF}$
- $C_4 = 30\text{pF}$
- $C_5 = 50\text{pF}$
- $C_{\text{mporta}} = 5\text{pF}$

NAND	
00	1
01	1
10	1
11	0



$f = 1\text{MHz}$   
 $T = 1\mu\text{sec}$   
 sfesetw di  $\frac{T}{4}$




segnale 1=A  
 segnale 2=B

PORTA 1 ( $f=1\text{MHz}$ )

PORTA 3 ( $f=2\text{MHz}$ )

PORTA 2 ( $f=1\text{MHz}$ )

PORTA 4 ( $f=1\text{MHz}$ )



$$P_{DD2} = V_{CC}^2 \cdot f_{out} \cdot (C_3) = 25 \cdot 1 \cdot 10^6 \cdot (10 \cdot 10^{-12} + C_{in}) =$$

$$= 25 \cdot 10^6 \cdot (15 \cdot 10^{-12}) =$$

$$= 25 \cdot 15 \cdot 10^{-6}$$

$$P_{DD1} = V_{CC}^2 \cdot f_{out} \cdot (C_1 + C_{in}) = 25 \cdot 2 \cdot 10^6 \cdot (20 + 5) \cdot 10^{-12} =$$

$$= 625 \cdot 2 \cdot 10^{-6}$$


25  
25 =  
125  
500  
625/25  
125/25

$$P_{DDNOT} = 0$$


$$P_{DD3} = V_{CC}^2 \cdot f_{out3} \cdot (C_2 + C_{in}) = 25 \cdot 2 \cdot 10^6 \cdot (20 + 5) \cdot 10^{-12}$$

$$P_{DD4} = V_{CC}^2 \cdot f_{out4} \cdot (C_L) = 25 \cdot 1 \cdot 10^6 \cdot 50 \cdot 10^{-12}$$

LH




HZ



8/01/2008

③ <sup>ingressi</sup>  $S_1 S_2 S_3 S_4$  uscita Y (ottavo otto)



$S_1$	$S_2$	$S_3$	$S_4$	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

$S_1 S_2$	00	01	11	10
$S_3 S_4$	00	0	1	0
01	0	1	1	1
11	1	1	1	1
10	0	1	1	1

$$Y = (S_1 + S_3 + S_4) \cdot (S_1 + S_2 + S_3) \cdot (S_2 + S_3 + S_4)$$